System Verilog Assertions Simplified Einfochips