System Verilog If Else Expression

System Verilog If Else Expression